Simplified FPGA implementation of the generalized space vector pulse width modulation (GSVPWM) for three wire three-phase inverters

Jose Restrepo; Julio Viola; Flavio Quizhpi

doi:10.1109/AUPEC.2014.6966495

Simplified FPGA implementation of the generalized space vector pulse width modulation (GSVPWM) for three wire three-phase inverters

Jose Restrepo, Julio Viola, Flavio Quizhpi

Research output: Contribution to conference › Paper

3 Scopus citations

Abstract

© 2014 ACPE. This paper presents the development and implementation on a low-cost FPGA, of a fast generalized space vector pulse width modulation (GSVPWM) scheme. The implemented pulse width modulation uses a standard carrier-based triangle interception method (SPWM).

Original language	English
DOIs	https://doi.org/10.1109/AUPEC.2014.6966495
State	Published - 1 Jan 2014
Event	2014 Australasian Universities Power Engineering Conference, AUPEC 2014 - Proceedings - Duration: 1 Jan 2014 → …

Conference

Conference	2014 Australasian Universities Power Engineering Conference, AUPEC 2014 - Proceedings
Period	1/01/14 → …

Access to Document

10.1109/AUPEC.2014.6966495

Cite this

@conference{c2a7f988fd8841088cce28bf076a9990,

title = "Simplified FPGA implementation of the generalized space vector pulse width modulation (GSVPWM) for three wire three-phase inverters",

abstract = "{\textcopyright} 2014 ACPE. This paper presents the development and implementation on a low-cost FPGA, of a fast generalized space vector pulse width modulation (GSVPWM) scheme. The implemented pulse width modulation uses a standard carrier-based triangle interception method (SPWM).",

author = "Jose Restrepo and Julio Viola and Flavio Quizhpi",

year = "2014",

month = jan,

day = "1",

doi = "10.1109/AUPEC.2014.6966495",

language = "English",

note = "2014 Australasian Universities Power Engineering Conference, AUPEC 2014 - Proceedings ; Conference date: 01-01-2014",

}

TY - CONF

T1 - Simplified FPGA implementation of the generalized space vector pulse width modulation (GSVPWM) for three wire three-phase inverters

AU - Restrepo, Jose

AU - Viola, Julio

AU - Quizhpi, Flavio

PY - 2014/1/1

Y1 - 2014/1/1

N2 - © 2014 ACPE. This paper presents the development and implementation on a low-cost FPGA, of a fast generalized space vector pulse width modulation (GSVPWM) scheme. The implemented pulse width modulation uses a standard carrier-based triangle interception method (SPWM).

AB - © 2014 ACPE. This paper presents the development and implementation on a low-cost FPGA, of a fast generalized space vector pulse width modulation (GSVPWM) scheme. The implemented pulse width modulation uses a standard carrier-based triangle interception method (SPWM).

UR - https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84929428477&origin=inward

UR - https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84929428477&origin=inward

U2 - 10.1109/AUPEC.2014.6966495

DO - 10.1109/AUPEC.2014.6966495

M3 - Paper

T2 - 2014 Australasian Universities Power Engineering Conference, AUPEC 2014 - Proceedings

Y2 - 1 January 2014

ER -

Simplified FPGA implementation of the generalized space vector pulse width modulation (GSVPWM) for three wire three-phase inverters

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this