Modification of acoustic signals in real time with parallel processing

J. Orellana; W. Pauzhi; D. Cabrera

doi:10.1109/Chilecon.2015.7400400

Modification of acoustic signals in real time with parallel processing

J. Orellana, W. Pauzhi, D. Cabrera

Research output: Contribution to conference › Paper

Abstract

© 2015 IEEE. In this document we implemented several digital and filtering techniques in real time using Xilinx Zynq-7010 FPGA To achieve this we use a high level programming language like NI LabView to generate the VHDL that will be recorded in the hardware. We expose the mathematic characteristics of each one of the effects and the impact in the processing of the audio signal. We also compare with those we obtained using Simulink in a personal computer and we can appreciate the power of FPGA in real time processing.

Translated title of the contribution	Modificación de las señales acústicas en tiempo real con procesamiento en paralelo
Original language	English (US)
Pages	345-350
Number of pages	6
DOIs	https://doi.org/10.1109/Chilecon.2015.7400400
State	Published - 4 Feb 2016
Event	CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015 - Santiago, Chile Duration: 28 Oct 2015 → 30 Oct 2015

Conference

Conference	CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015
Abbreviated title	CHILECON 2015
Country/Territory	Chile
City	Santiago
Period	28/10/15 → 30/10/15

Access to Document

10.1109/Chilecon.2015.7400400

Cite this

Orellana, J., Pauzhi, W., & Cabrera, D. (2016). Modification of acoustic signals in real time with parallel processing. 345-350. Paper presented at CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015, Santiago, Chile. https://doi.org/10.1109/Chilecon.2015.7400400

@conference{16da59b16f9a4622a7817874674dafce,

title = "Modification of acoustic signals in real time with parallel processing",

abstract = "{\textcopyright} 2015 IEEE. In this document we implemented several digital and filtering techniques in real time using Xilinx Zynq-7010 FPGA To achieve this we use a high level programming language like NI LabView to generate the VHDL that will be recorded in the hardware. We expose the mathematic characteristics of each one of the effects and the impact in the processing of the audio signal. We also compare with those we obtained using Simulink in a personal computer and we can appreciate the power of FPGA in real time processing.",

author = "J. Orellana and W. Pauzhi and D. Cabrera",

year = "2016",

month = feb,

day = "4",

doi = "10.1109/Chilecon.2015.7400400",

language = "English (US)",

pages = "345--350",

note = "CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015, CHILECON 2015 ; Conference date: 28-10-2015 Through 30-10-2015",

}

Orellana, J, Pauzhi, W & Cabrera, D 2016, 'Modification of acoustic signals in real time with parallel processing', Paper presented at CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015, Santiago, Chile, 28/10/15 - 30/10/15 pp. 345-350. https://doi.org/10.1109/Chilecon.2015.7400400

Modification of acoustic signals in real time with parallel processing. / Orellana, J.; Pauzhi, W.; Cabrera, D.
2016. 345-350 Paper presented at CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015, Santiago, Chile.

Research output: Contribution to conference › Paper

TY - CONF

T1 - Modification of acoustic signals in real time with parallel processing

AU - Orellana, J.

AU - Pauzhi, W.

AU - Cabrera, D.

PY - 2016/2/4

Y1 - 2016/2/4

N2 - © 2015 IEEE. In this document we implemented several digital and filtering techniques in real time using Xilinx Zynq-7010 FPGA To achieve this we use a high level programming language like NI LabView to generate the VHDL that will be recorded in the hardware. We expose the mathematic characteristics of each one of the effects and the impact in the processing of the audio signal. We also compare with those we obtained using Simulink in a personal computer and we can appreciate the power of FPGA in real time processing.

AB - © 2015 IEEE. In this document we implemented several digital and filtering techniques in real time using Xilinx Zynq-7010 FPGA To achieve this we use a high level programming language like NI LabView to generate the VHDL that will be recorded in the hardware. We expose the mathematic characteristics of each one of the effects and the impact in the processing of the audio signal. We also compare with those we obtained using Simulink in a personal computer and we can appreciate the power of FPGA in real time processing.

UR - https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84964814241&origin=inward

UR - https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84964814241&origin=inward

U2 - 10.1109/Chilecon.2015.7400400

DO - 10.1109/Chilecon.2015.7400400

M3 - Paper

SP - 345

EP - 350

T2 - CHILECON 2015 - 2015 IEEE Chilean Conference on Electrical, Electronics Engineering, Information and Communication Technologies, Proceedings of IEEE Chilecon 2015

Y2 - 28 October 2015 through 30 October 2015

ER -

Modification of acoustic signals in real time with parallel processing

Abstract

Conference

Access to Document

Other files and links

Fingerprint

Cite this